

Automatic Generation of FFT Libraries for GPUs


Christos Angelopoulos, Franz Franchetti and Markus Pueschel

Carnegie
Mellon


SPIRAL
www.spiral.net



GPUs and Programmability



GPU Architecture Model



Shared Memory Optimized GPU DFT Algorithm

Original Stockham :

$$\text{DFT}_{r^n} \rightarrow \prod_{i=0}^{n-1} (\text{DFT}_r \otimes I_{r^{n-i}}) T_i^{r^n} (L_r^{n-i} \otimes I_r)$$

Rewriting

Rules


- ① Loop Splitting
- ② Loop Interchange
- ③ Loop Tiling for unit stride outputs
- ④ Cyclic Shift Property to avoid bank conflicts

GPU Stockham :


$$\text{DFT}_{r^n} \rightarrow \prod_{i=0}^{n-1} (((D_r^i \cdot \text{DFT}_r \cdot Z_4^i) \otimes I_\rho \otimes_j I_\mu \otimes I_{r^{n-i}}) L_r^{n-i})$$

$$\otimes I_\rho \otimes I_\mu \otimes I_{r^i}^{\frac{n}{\rho\mu}})$$

$$(\text{DFT}_k \otimes I_m) T_m L_k^n (\text{DFT}_m \otimes I_k)$$




Results on the GTX 480



Next Step


Correlation (Frequency Domain)

- **Code generator**
 - Only one data transfer from CPU DRAM to GPU
 - Minimize GPU DRAM memory roundtrips



Algorithm & Program Generation

GPU Code Through Formula Rewriting



Iteration of this process to search for the fastest


Future Work

Fast PDE solvers on GPUs

This work was supported by DARPA DESA Program and Nvidia
References:

1. F. Franchetti, M. Püschel, Y. Voronenko, Sr. Chellappa and J. M. F. Moura **Discrete Fourier Transform on Multicore**
IEEE Signal Processing Magazine, special issue on "Signal Processing on Platforms with Multiple Cores", Vol. 26, No. 6, pp. 90-102, 2009
2. M. Püschel, J. M. F. Moura, J. Johnson, D. Padua, M. Veloso, B. Singer, J. Xiong, F. Franchetti, A. Gacic, Y. Voronenko, K. Chen, R. W. Johnson and N. Rizzolo **SPIRAL: Code Generation for DSP Transforms** *Proceedings of the IEEE, special issue on "Program Generation, Optimization, and Adaptation"*, Vol. 93, No. 2, pp. 232-275, 2005
3. F. Franchetti, Y. Voronenko and M. Püschel **FFT Program Generation for Shared Memory: SMP and Multicore Proc. Supercomputing (SC)**, 2006

Philosophy




Architecture

- 15 Multiprocessors
- 32 cores per multiprocessor
- 32 K registers per multiprocessor
- 48 KB of shared memory
- 16 KB of L1 cache
- 768 KB of L2 cache
- 1.5 GB of GPU Memory

Restrictions

- Banked Shared Memory
- 32 banks
- Within one warp resolve bank conflicts
- Every thread in the warp Reads/Writes at different bank
- 32 threads in a warp to 32 banks
- Register pressure
- Max registers per MP = 32K/# of threads per MP
- Uncommon Architectural Model
- Size of registers > Size of caches
- Global Memory
- Only block transfers, using caches
- Double buffering

Forward Problem: Match Algorithm to Architecture



Automatic Library Generation With Spiral

GPU Architectural Constrains in Formulas

